Q.P. Code: 16EC408



Reg. No:

## SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR (AUTONOMOUS)

## B.Tech II Year II Semester Supplementary Examinations October-2020 COMPUTER ORGANIZATION AND ARCHITECTURE

(Electronics & Communication Engineering) Time: 3 hours Max. Marks: 60 (Answer all Five Units  $5 \times 12 = 60$  Marks) UNIT-I **a** Sketch the internal organization of CPU out with its functionalities and block diagram? **6M b** With suitable paradigms, describe the Instruction types used in Assembly level **6M** languages? a Explain the phases involved in Instruction cycle with the help of necessary timing **6M** diagrams? **b** Design a relatively simple computer which incorporates 8K RAM, 8K ROM, IO **6M** interfacing modules along with processor? **UNIT-II** a Illustrate the basic requirements for Input and Output communication using a terminal **6M** unit such as keyboard and printer. **b** Explain the process for signed magnitude addition and subtraction with flow chart? **6M** a Using the register transfer notations, explain the Memory-Reference instructions with **6M** examples? b Implement hardware for multiplying Two fixed- point binary numbers in signed-**6M** magnitude representation along with its flowchart? **UNIT-III a** Implement 4-bit Binary Adder-Subtractor and Binary Increment. **6M b** Write about hardware organization of micro programmed control unit. **6M** a Design a 4-bit ALU which performs arithmetic, Logical and shift operations. **6M b** Explain about address sequencing in control memory with neat diagrams. **6M a** Brief out the hardware organization of Associative memory with diagrams. **6M b** With a neat schematic, Explain about DMA controller and its mode of data transfer. **6M** a Discuss the Memory Hierarchy in computer system with regard to Speed, Size & Cost. **4M b** Classify and describe the possible modes of data transfer to and from peripherals with **8M** examples. UNIT-V **a** Illustrate the behavior of a pipeline using space-time diagram. **8M b** Differentiate tightly coupled and loosely coupled multiprocessors. 4M**10 a** Implement a simple pipeline unit for floating addition and subtraction. **6M b** Explain in detail about crossbar switching and Multistage switching network system. **6M** 

\*\*\* END \*\*\*